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Abstract. In Very Large Scale Integrated Circuits (VLSI) 
design, the existing Design-for-Test(DFT) based water-
marking techniques usually insert watermark through re-
ordering scan cells, which causes large resource overhead, 
low security and coverage rate of watermark detection. 
A novel scheme was proposed to watermark multiple scan 
chains in DFT for solving the problems. The proposed 
scheme adopts DFT scan test model of VLSI design, and 
uses a Linear Feedback Shift Register (LFSR) for pseudo 
random test vector generation. All of the test vectors are 
shifted in scan input for the construction of multiple scan 
chains with minimum correlation. Specific registers in 
multiple scan chains will be changed by the watermark 
circuit for watermarking the design. The watermark can be 
effectively detected without interference with normal func-
tion of the circuit, even after the chip is packaged. The 
experimental results on several ISCAS benchmarks show 
that the proposed scheme has lower resource overhead, 
probability of coincidence Pc and higher coverage rate of 
watermark detection S by comparing with the existing 
methods. 
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1. Introduction 
With the rapid development of deep sub-micron inte-
grated circuit systems, SOC (System on Chip) has become 
the mainstream in IC (Integrated Circuit) design. IP (Intel-
lectual Property) reuse used by more semiconductor com-
panies is essential to shorten design time and reduce product 
risk [1-3]. The problem of effective IP protection has been 
widely concerned. 
Digital watermarking applied in DFT design has been 
extensively concerned [4], [5]. For most of the DFT water-
marking techniques, the authors can insert their copyright 
into IP core, thus enabling identification of these cores. 
DFT watermarking, typically “protection and detection”, is 
an IP protection technique for embedding watermark at 
various design stage of SOC design by using testability. 
Recently, a number of DFT watermarking techniques 
have been proposed [6-22]. In the methods proposed by Fan 
et al. [7-8], the watermark generation is integrated in the test 
module. Five possible methods for watermark hiding are 
presented. Since only the test circuit instead of the IP core is 
marked independently, it is vulnerable to removal attacks. 
Cui et al. [9-11] proposed to insert watermark through reor-
dering the scan cells in a single scan chain minimizing 
power overhead. Saha et al. [12-13] proposed to watermark 
both the scan tree and single scan chain, separately embed-
ding the signatures of the owner of physical design tool and 
that of the logic design tool. The scheme proposed by Ki-
rovski [14-15] marked the design by restricting some spe-
cific registers to appear in the scan chain at the DFT stage. 
The watermark is verified by comparing some simulation 
values of the design and the retrieved values in the output 
vectors in the test mode. It is only applicable to the partial 
scan architectures but not full scan designs. These tech-
niques solve the problems of watermark embedding time, 
additional overhead and traceability existed in the previous 
methods. However, with the increasing complexity of cir-
cuit, the correlation of test vector for multiple scan chains 
may affect the circuit performance. Moreover, these meth-
ods are vulnerable to reverse engineering attack. The at-
tackers can damage the overall project only by resynthesis 
and remapping. 
An IP protection method is proposed by watermarking 
multiple scan chains in sequential circuit. The proposed 
scheme adopts DFT test model in SOC design, and uses an 
LFSR for pseudo random test vector generation [16]. All of 
the test vectors are shifted in scan input for the construction 
of multiple scan chains with minimum correlation. 
A watermark logic circuit is designed to change specific 
registers in multiple scan chains for watermarking the 
design. 
2. Related Work 
Usually, digital watermarking [17-20] methods are 
used along with DFT design in practical application. In this 
section, some basic definitions lay out the theoretical foun-
dation for the construction of multiple scan chains with the 
minimum correlativity.  
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Definition 1: If there is at least one path from input 
vector SI to output vector SO in sequential circuit, SI is con-
nected with SO. If there is at least one output vector SO con-
nected with input vectors SI1 and SI2 respectively, then SI1 
and SI2 are correlated; otherwise, uncorrelated. 
Definition 2: In sequential circuit, N output vectors 
connected with input vectors SI1 and SI2 respectively, if it 
exists, the correlation is N, denoted by (SI1, SI2) = N or 
(SI2, SI1) = N; otherwise, SI1 and SI2 are uncorrelated, 
(SI1, SI2) = 0 or (SI2, SI1) = 0. 
Definition 3: In multiple scan chains M, supposing 
each chain has equal length, denoted by d (except as 
hereinafter provided). The ordering of scan cells in c1 and c2 
is represented by {s1,1, s1,2,…,s1,n} and {s2,1, s2,2,…,s2,m} 
respectively. The correlation of scan chains c1 and c2 is 
denoted by  1 2,c c : 






c c s s

   . (1) 
Similarly, in multiple scan chains M with λ scan chains 
c1, c2,…,cλ, correlation of M is the sum of correlation of 
every two different scan chains, denoted by  M : 
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Here,  1 , ,
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     denotes the sum of correla-
tion of every two different input signals in column k of the 
multiple scan chains. 
Definition 4: In multiple scan chains M, considering 
two input signals 1,ks , 2,ks  respectively in columns k1, k2, 
if the inequation 
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is satisfied, that is 
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           , where  1 2 1,k k d  , 11, k     and  21,| |k  , then 1,ks and 
2,k
s  is exchangeable, the exchange operation is called 
vector exchange. 
Theorem: Multiple scan chains M0 is transformed into 
Mp after series of vector exchanges. In multiple scan chains 
Mp, two input signals 1,ks , 2,ks in any two columns k1 and 
k2, the inequation 
1 2 1 2
, ,
k k k k
           is satisfied, 
where  1 2 1,k k d    , 11, k     , 21, k    . There-
fore, correlation of the multiple scan chains Φ(Mp) is the 
minimum. 
Proof: Consider M0, if any two input signals in any 
two columns satisfy the inequation in theorem, M0 is equal 
to Mp; otherwise, there must be at least two input signals in 
different columns not satisfying the inequation. Randomly 
selecting two input signals P and Q, P in column ki and Q in 
column kj,  1,i jk k d  , , ,i j i jk k k kP Q P Q P Q      , the 
vector correlation of M0 is defined as: 
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u is constant uncorrelated with P and Q, m represents vector 
correlation sum of other columns except ki and kj. By ex-
changing the positions of P and Q in M0, we get multiple 
scan chains M1. In Φ(M1), the correlation of the vectors has 
no change except that of columns ki and kj, thus we have 
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Comparing (4) and (5), since , ,
i j i jk k k k
P Q P Q Q P
      , we 
have Φ(M1) < Φ(M0). 
We perform the same operations on M1. Considering 
M1, if any two input signals in any two columns satisfy the 
inequation, M1 is equal to Mp; otherwise, perform another 
exchange for new multiple scan chains M2, having Φ(M2) < Φ(M1), repeat by the same logic. Considering mul-
tiple scan chains Mp, any two input signals 1,ks , 2,ks in any 
two columns k1 and k2, 
1 2 1 2
, ,
k k k k
           is satis-
fied. If k1 is equal to k2, the correlation Φ(Mp) will not be 
affected after exchanging positions; otherwise, the correla-
tion of the new multiple scan chains after exchanging posi-
tions must be equal or greater than Φ(Mp). Thus the vector 
correlation of multiple scan chains Mp denoted by Φ(Mp) is 
the minimum. Simultaneously, correlation of vectors in new 
multiple scan chains decreases a positive integer after 
an exchange operation. Therefore, for any design with 
multiple scan chains architecture, the minimum correlation 
must be equal or greater than 0, i.e. multiple scan chains M0 
will be transformed into Mp after finite times of exchange 
operations and Mp has the minimum correlation. 
3. Multiple Scan Chains-Based Water-
marking 
3.1 Watermarking Principle 
The test architecture of multiple scan chains has 
emerged for solving the test time problem in single scan 
chain [21]. Here, architecture of multiple scan chains with 
the minimum correlation is presented for better perform-
ance. The multiple scan chains Md could be transformed 
into Mp with the minimum correlation Φ(Mp) after exchange 
operations. Fig. 1 shows the test architecture of multiple 
scan chains. LFSR shifts test vectors in multiple scan chains 
for testing. By comparing with single scan chain, multiple 
scan chains architecture has the advantage of less test time 
and good resistance. 
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Fig. 1. The test architecture of multiple scan chains. 
Fig. 2 shows the watermarking architecture of multiple 
scan chains in DFT. LFSR provides test vectors for n chains 
and input of watermark circuit (WMC). After watermark-
ing, the watermarked response vectors will be shifted out. 
 
Fig. 2. The watermarking architecture of multiple scan chains. 
Fig. 3 shows an example for watermarking multiple 
scan chains. Assume that, the circuit under test consists of 6 
scan cells si , i = 1, 2,…,6, these cells are organized into two 
scan chains c1 = {s1,s2,s3} and c2 = {s4,s5,s6}. In the water-
mark circuit, one input of XOR gate is connected to one cell 
in multiple scan chains, and another controlled by water-
mark enable signal w_en and output of arbitration logic 
circuit (ALC). However, the output of ALC is under the 
control of states in LFSR. 
 
Fig. 3. An example of multiple scan chains based 
watermarking. 
In the normal mode (w_en=0), the circuit under test 
executes normal scan test and in the watermark mode 
(w_en=1), a specific state shifted in ALC may cause 1, thus 
values of some cells in multiple scan chains will be re-
versed and then be output. The IP identification could be 
verified by comparing the output in normal mode and 
watermark mode for the same input vector. 
3.2 Watermark Embedding 
First of all, the signature, which can intuitively repre-
sent one’s identity, is encrypted and then hashed [22]. The 
generated digital digest is inserted into IP core as water-
mark. Hash function H is actually a transformation, using x 
as input, the returned value is called hash value, denoted by 
h, i.e. h = H(x). Since hash is an oneway function, given 
a value h, it is impossible to calculate x by using H(x) = h. 
Assume that, the signature is “hnulw…”, firstly, we 
transform it into ASCII code “110100011…”. The RSA 
algorithm is used for encryption, with the encrypted text 
denoted by W. By using hash function H, the digital digest 
Msg = H(W) is generated, i.e. the watermark Wm. After that, 
we generate a random sequence without repetition, repre-
sented by Rn = {r1, r2,…,rn}. With the sequence, the water-
mark Wm will be grouped into a number of fragments, de-
noted by 1 2, ,...,m m mw w w  . These fragments are mapped into 
a set of position constraints for watermark embedding. 
   …  
Watermark sequence: 1 0 0  1 1  0 1 0 1   … 
  3    2    4  
Embedded positions: 
Group sequence:    
  4    3    6    …  
 
Fig. 4. The generation of watermark fragments. 
Suppose that the generated digital digest 
Msg =100110101…, i.e. the watermark Wm. The random 
sequence Rn = {3, 2, 4…} is used to group watermark into 
fragments, the numbers in Rn represent the length of each 
watermark fragment 
im
w (i = 1,2,…,λ). As shown in Fig. 4, 
after grouping, the first three watermark fragments are 
1001 mw , 112 mw , 01013 mw , and the correspond-
ing decimal numbers are respectively 4, 3, 6. This sequence 
represents the positions of the watermarked registers. The 
specific registers at these positions will be changed through 
watermark circuit for watermarking.  
The following pseudo-code summarized the approach: 
1  Read in netlist and desired signature S; 
2  _ _ ( )AW CHAR TO ASCII S ; 
3  ( )AR AW W  ; 
4  ( )m ARW H W , store Wm; 
5  Generating random sequence Rn(k) = Random(), store 
Rn(k); 
6 Rn(k): Group (Wm); 
7 for(i=1; group number i<number of watermark 
fragments λ; i++){ 
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8     Position(i++) = BIT_TO_DEC(Wm); 
9    store Position(i); 
10  } 
11  w_en=1, watermark circuit is active; 
12  Position(i):change specific registers; 
13 Embedding watermark. 
Lines 1 to 4 preprocess the signature and generate the 
watermark. The watermark is stored and should be com-
pared with the extracted watermark for copyright identifi-
cation. Lines 5 and 6 generate a random sequence without 
repetition and use for grouping watermark into fragments. 
Lines 7 to 10 transform the watermark fragments into posi-
tion information. This information is stored for watermark 
extraction. In line 11, the watermark circuit is active. Fi-
nally, line 12 and 13 are executed for watermark embed-
ding. 
3.3 Watermark Extraction 
When the IP core is suspicious to be misappropriation, 
the author could apply to the third party for the verification 
of watermark by the following steps. 
First of all, we read in the watermarked design and in-
sert architecture of multiple scan chains. LFSR is used for 
the generation of test vectors. At present, w_en=1, the 
watermark circuit is active. The test vectors are shifted in 
multiple scan chains. The response vectors will be output 
through the combinational logic in the test circuit. There-
fore, the watermarked responses Rm could be detected at the 
scan output. Then we set w_en signal as ‘0’, now the scan 
results become the original response R since the watermark 
circuit is not active. Accordingly, given a specific input 
vector, by comparing the response vector R and Rm, respec-
tively before and after watermark, the watermark positions 
will be found. After a series of transformations, the water-
mark fragments distributed in the whole design are found. 
Using the stored sequence Rn(k), the watermark fragments 
can be recombined as an extracted watermark Wm´. The IP 
identity could be verified by comparing Wm and Wm´. This 
process is summarized as follows: 
1 Read in the watermarked design Dw; 
2 LFSR: generate test vector V ; 
3 V: Rm= SCAN_TEST(V); 
4 w_en=0; 
5 V: R = SCAN_TEST(V); 
6 Compare (R, Rm), find the changed positions 
Position´ (i); 
7 for(i=1; group number i<number of watermark 
fragments λ; i++){ 
8     extract watermark fragments; 
9     ' _ _ ( ( ))
im
W DEC TO BIT Position i   ; 
10 } 
11 ( )Rn k : ' ( ')
im m
W Combinate W ; 
12 If ( 'm mW W ) then successfully extract watermark; 
13 Verify IP copyright. 
4. Experimental Results and Perform-
ance Analysis 
The proposed scheme by watermarking multiple scan 
chains with the minimum correlation is implemented in VC 
on a 1.2 GHz Sun UltraSPARC-T1 machine. The water-
marking scheme is applied on sequential circuits from 
ISCAS’85, ISCAS’89 and ISCAS’99 [9] benchmark suites. 
The performance analysis of the proposed scheme will fo-
cus on resource overhead, resistance to attacks and com-
parison of experimental results. 
4.1 Resource Overhead 
It is critical to evaluate the resource overhead after 
watermarking. We select five circuits with the gate number 
over thousand for experiments. The zero delay models in 
[23] are used for resource evaluation, through which the 
transition times will be computed for reflecting the actual 
resource overhead. The experiment is conducted by the 
following steps: 
(1) Generate the pseudo random vectors by using 
LFSR and construct the optimal scan architecture with the 
minimum correlation, and then output the test vectors;  
(2) load the test vectors in the circuit under test and 
record the transitions of internal nodes, and then calculate 
peak power and average power; 
(3) partition the test point in sequential circuit accord-
ing to the architecture of multiple scan chains; 
(4) use LFSR for the generation of test vectors once 
again, and obtain the watermarked response vectors; calcu-
late the peak power and average power after watermark by 
recording the transitions of internal nodes during test. 
As shown in Tab. 1, the cells number of combinational 
circuit and sequential circuit are shown in column 2 and 3 
respectively. The columns, “Pw”, “Pf” and “ΔK” are respec-
tively the average power, peak power and the coverage rate 
of the test nodes. The experimental results in Tab. 1 show: 
the average power and peak power both reduce accordingly, 
while the coverage rate increases slightly. It proves that the 
proposed scheme has the advantages of lower resource 
overhead and higher coverage rate without affecting the 
normal circuit function. 
4.2 Resistance to Attacks 
In actual application, power attacks will be much more 
complicated than the attacks applied in benchmark circuits. 
Therefore, we evaluate the resistance of the proposed 
scheme to power attacks by resistance of the benchmark to 
transient power attacks. The evaluation model of resistance 
to transient power attacks proposed in [8], is used for com-
puting the time for attackers to successfully attack and re-
source overhead. In this way, the resistance of the water-
mark to power attacks can be effectively evaluated. 
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The robustness of the proposed IP watermarking 
scheme is generally evaluated by the probability of coinci-
dence Pc. Basically, Pc represents the probability of a non-
watermarked design carrying the legitimate watermark. Let 
λ be the watermark fragments for embedding. The probab-
ility of λ cells being randomly selected from n scan cells is 
1/Cλn. Suppose that the selected cells have equal number of 
“0” and “1”. p01 and p10 respectively represent the probab-
ility of “0” to “1” and that of “1” to “0”, we have 
p01 = p10  0.5. Thus the probability of coincidence Pc is 
shown as  
 
01 10





    . (6) 
To have a strong proof of IP identity, the probability 
must be convincingly low.  
The architecture of multiple scan chains Mp with the 
minimum correlation is constructed on the basis of M0. The 
proposed scheme embeds 32 bits and 128 bits watermark 
into the optimal architecture. Then, we conduct 1000 ran-
dom attacks on the watermarked benchmark circuits. 
If the attackers attempt to remove the watermark and 
add their own test circuits, they need to modify the logic 
circuit and replace part of functional logic. The difficulty 
may be basically equal to redesign. Five larger circuits in 
the benchmark suites are selected for experiment. The Pc 
change rate after embedding watermark, 32bits and 128bits 
respectively, are shown in Fig. 5. The experimental results 
show that the number of chains is increasing with the com-
plexity of the test circuits, while Pc presents a downtrend. 
The decline of Pc change rate in (b) is slower than that in 
(a), which precisely proves that embedding watermark with 
larger size in complicated circuit has strong resistance to 
attacks. 
Original Circuit Watermarked Circuit Circuit Combinational 
Logic N 
Sequential 
Logic C Pw Pf ΔK(%) Pw Pf ΔK(%) 
S5378 2779 179 3797 1968 84.56 3461 1876 90.11 
S9234 5597 211 6785 3622 90.12 6123 3601 98.54 
S13207 7952 669 10908 6471 82.16 9875 5947 88.34 
S35932 16066 1728 41235 19677 89.64 32471 17983 91.44 
S38584 19354 1546 20657 14906 92.82 18195 12876 96.01 
Tab. 1. The performance comparison of the original and watermarked circuit 































(a) The Pc change rate after embedding 32bits watermark 






























(b) The Pc change rate after embedding 128bits watermark 
Fig. 5.  The Pc change rate after embedding watermark. 
4.3 Comparison of Experimental Results 
The experiments are conducted on the multiple scan 
chains with the minimum correlation. The comparison of 
the proposed scheme with methods in [9] and [15] are 
shown in Tab. 2. 
Assume that, Φ(Mp) is the minimum correlation, Pc 
denotes the probability of coincidence and S represents the 
coverage rate of watermark detection. Tab. 2 shows that the 
proposed scheme has lower Pc than other methods, which 
verify the stronger resistance of our scheme to attacks. The 
coverage rate of watermark detection S is larger. Since the 
architecture of multiple scan chains we use in the scheme, 
the watermark has become more observable and testable. 
Therefore, the proposed scheme has lower probability of 
coincidence Pc and better coverage rate of watermark 
detection. 
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Proposed [15] [9] 
Circuit  pM  
cP  S  (%) cP  S  (%) cP  S  (%) 
i7 18 2.17E-21 91.02 2.91E-21 86.49 7.52E-20 90.23 
i9 19 1.02E-14 90.62 3.49E-14 85.07 1.05E-13 88.48 
i2 22 1.91E-23 97.83 6.38E-23 83.24 2.64E-19 79.41 
i8 15 5.77e-32 94.27 1.67E-32 88.36 2.60E-31 91.86 
frg2 14 1.23E-19 92.06 6.02E-18 91.68 1.91E-19 70.77 
alu4 25 1.93E-41 94.82 7.14E-34 79.91 1.70E-39 86.09 
apex6 20 5.77E-33 99.15 3.06E-24 95.28 8.16E-31 93.62 
rot 20 4.98E-26 100.00 8.75E-25 94.76 1.41E-21 87.71 
x3 18 4.66E-36 95.37 8.08E-25 89.41 6.28E-35 71.44 
k2 33 2.42E-32 96.53 3.24E-32 92.09 8.64E-32 83.57 
Tab. 2.  Comparison of watermarking methods. 
 
5. Conclusions 
A novel DFT watermarking scheme is proposed based 
on sequential circuit for IP protection. The scheme has 
solved the problems of large overhead, low resistance to 
attacks and coverage rate of watermark detection in previ-
ous DFT watermarking methods. The test vectors generated 
by LFSR are shifted in scan input for the construction of 
multiple scan chains with minimum correlation. A water-
mark logic circuit is designed to change specific registers in 
multiple scan chains for watermarking the design. The 
watermark can be effectively detected without interference 
with normal function of the circuit, even after the chip is 
packaged. The experimental results show that the proposed 
scheme has lower resource overhead, probability of coinci-
dence Pc and higher coverage rate of watermark detection 
by comparing with the existing methods. We will study on 
DFT watermarking techniques on the basis of scan tree and 
scan forest in the future. 
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